CSC D70:
Compiler Optimization
Memory Optimizations

Prof. Gennady Pekhimenko
University of Toronto
Winter 2018

The content of this lecture is adapted from the lectures of Todd Mowry, Greg Steffan, and Phillip Gibbons
Announcements

• Assignment 3 due on **April 5th** (Thursday) midnight

• Final Exam: **Wednesday, April 11th, 19:00~20:30**, at IC120
Pointer Analysis (Summary)

• Pointers are hard to understand at compile time!
  – accurate analyses are large and complex
• Many different options:
  – Representation, heap modeling, aggregate modeling, flow sensitivity, context sensitivity
• Many algorithms:
  – Address-taken, Steensgarde, Andersen
  – BDD-based, probabilistic
• Many trade-offs:
  – space, time, accuracy, safety
• Choose the right type of analysis given how the information will be used
Caches: A Quick Review

• How do they work?

• Why do we care about them?

• What are typical configurations today?

• What are some important cache parameters that will affect performance?
Memory (Programmer’s View)
Memory in a Modern System
Ideal Memory

• Zero access time (latency)
• Infinite capacity
• Zero cost
• Infinite bandwidth (to support multiple accesses in parallel)
The Problem

• Ideal memory’s requirements oppose each other
• Bigger is slower
  – Bigger $\rightarrow$ Takes longer to determine the location
• Faster is more expensive
  – Memory technology: SRAM vs. DRAM vs. Flash vs. Disk vs. Tape
• Higher bandwidth is more expensive
  – Need more banks, more ports, higher frequency, or faster technology
Memory Technology: DRAM

- Dynamic random access memory
- Capacitor charge state indicates stored value
  - Whether the capacitor is charged or discharged indicates storage of 1 or 0
  - 1 capacitor
  - 1 access transistor
- Capacitor leaks through the RC path
  - DRAM cell loses charge over time
  - DRAM cell needs to be refreshed
Memory Technology: SRAM

- Static random access memory
- Two cross coupled inverters store a single bit
  - Feedback path enables the stored value to persist in the “cell”
  - 4 transistors for storage
  - 2 transistors for access
Why Memory Hierarchy?

• We want both fast and large

• But we cannot achieve both with a single level of memory

• Idea: Have multiple levels of storage (progressively bigger and slower as the levels are farther from the processor) and ensure most of the data the processor needs is kept in the fast(er) level(s)
The Memory Hierarchy

With good locality of reference, memory appears as fast as and as large as.

backup everything here

big but slow

move what you use here

faster per byte
cheaper per byte
Memory Hierarchy

- Fundamental tradeoff
  - Fast memory: small
  - Large memory: slow
- Idea: Memory hierarchy

Latency, cost, size, bandwidth
Caching Basics: Exploit Temporal Locality

- **Idea:** Store recently accessed data in automatically managed fast memory (called cache)
- **Anticipation:** the data will be accessed again soon

- **Temporal locality** principle
  - Recently accessed data will be again accessed in the near future
  - This is what Maurice Wilkes had in mind:
    - “The use is discussed of a fast core memory of, say 32000 words as a slave to a slower core memory of, say, one million words in such a way that in practical cases the effective access time is nearer that of the fast memory than that of the slow memory.”
Caching Basics: Exploit Spatial Locality

- **Idea:** Store addresses adjacent to the recently accessed one in automatically managed fast memory
  - Logically divide memory into equal size blocks
  - Fetch to cache the accessed block in its entirety
- **Anticipation:** nearby data will be accessed soon

- **Spatial locality principle**
  - Nearby data in memory will be accessed in the near future
    - E.g., sequential instruction access, array traversal
    - This is what IBM 360/85 implemented
      - 16 Kbyte cache with 64 byte blocks
Optimizing Cache Performance

• Things to enhance:
  – temporal locality
  – spatial locality

• Things to minimize:
  – conflicts (i.e. bad replacement decisions)

What can the compiler do to help?
Two Things We Can Manipulate

• **Time:**
  – When is an object accessed?

• **Space:**
  – Where does an object exist in the address space?

*How do we exploit these two levers?*
Time: Reordering Computation

• What makes it difficult to know *when* an object is accessed?

• How can we predict a *better time* to access it?
  – What information is needed?

• How do we know that this would be *safe*?
Space: Changing Data Layout

• What do we know about an object’s location?
  – scalars, structures, pointer-based data structures, arrays, code, etc.

• How can we tell what a better layout would be?
  – how many can we create?

• To what extent can we safely alter the layout?
Types of Objects to Consider

• Scalars

• Structures & Pointers

• Arrays
Scalars

- Locals

- Globals

- Procedure arguments

- Is cache performance a concern here?
  - If so, what can be done?

int x;
double y;
foo(int a){
    int i;
    ...
    x = a*i;
    ...
}
Structures and Pointers

• What can we do here?
  – within a node
  – across nodes

• What limits the compiler’s ability to optimize here?

```c
struct {
  int count;
  double velocity;
  double inertia;
  struct node *neighbors[N];
} node;
```
Arrays

double A[N][N], B[N][N];
...
for i = 0 to N-1
  for j = 0 to N-1
    A[i][j] = B[j][i];

• usually accessed within loops nests
  – makes it easy to understand “time”
• what we know about array element addresses:
  – start of array?
  – relative position within array
Handy Representation: “Iteration Space”

for \( i \) = 0 to N-1
  for \( j \) = 0 to N-1
    \( A[i][j] = B[j][i] \);

• each position represents an iteration
Visitation Order in Iteration Space

for \( i = 0 \) to \( N-1 \)

for \( j = 0 \) to \( N-1 \)

\[ A[i][j] = B[j][i]; \]

- Note: iteration space \( \neq \) data space
When Do Cache Misses Occur?

for $i = 0$ to $N-1$

for $j = 0$ to $N-1$

$A[i][j] = B[j][i]$;
When Do Cache Misses Occur?

for $i = 0$ to $N-1$
  for $j = 0$ to $N-1$
    $A[i+j][0] = i*j;$
Optimizing the Cache Behavior of Array Accesses

• We need to answer the following questions:
  – when do cache misses occur?
    • use “locality analysis”
  – can we change the order of the iterations (or possibly data layout) to produce better behavior?
    • evaluate the cost of various alternatives
  – does the new ordering/layout still produce correct results?
    • use “dependence analysis”
Examples of Loop Transformations

• Loop Interchange
• Cache Blocking
• Skewing
• Loop Reversal
• ...

Loop Interchange

for i = 0 to N-1
  for j = 0 to N-1
    A[j][i] = i*j;

for j = 0 to N-1
  for i = 0 to N-1
    A[j][i] = i*j;

- (assuming N is large relative to cache size)
Cache Blocking (aka “Tiling”)

for $i = 0$ to $N-1$
for $j = 0$ to $N-1$
  $f(A[i], A[j])$;

for $JJ = 0$ to $N-1$ by $B$
for $i = 0$ to $N-1$
  for $j = JJ$ to $\min(N-1, JJ+B-1)$
    $f(A[i], A[j])$;

now we can exploit temporal locality
Impact on Visitation Order in Iteration Space

for $i = 0$ to $N-1$
  for $j = 0$ to $N-1$
    $f(A[i], A[j])$;

for $JJ = 0$ to $N-1$ by $B$
  for $i = 0$ to $N-1$
    for $j = JJ$ to $\min(N-1, JJ+B-1)$
      $f(A[i], A[j])$;
Cache Blocking in Two Dimensions

• brings square sub-blocks of matrix “b” into the cache
• completely uses them up before moving on

for i = 0 to N-1
    for j = 0 to N-1
        for k = 0 to N-1
            c[i,k] += a[i,j]*b[j,k];

for JJ = 0 to N-1 by B
    for KK = 0 to N-1 by B
        for i = 0 to N-1
            for j = JJ to min(N-1, JJ+B-1)
                for k = KK to min(N-1, KK+B-1)
                    c[i,k] += a[i,j]*b[j,k];
Predicting Cache Behavior through “Locality Analysis”

• Definitions:
  – **Reuse:**
    • accessing a location that **has been accessed in the past**
  – **Locality:**
    • accessing a location that is **now found in the cache**

• Key Insights
  – **Locality only occurs when there is reuse!**
  – **BUT,** reuse does not necessarily result in locality.
    • why not?
Steps in Locality Analysis

1. Find data reuse
   - if caches were infinitely large, we would be finished

2. Determine “localized iteration space”
   - set of inner loops where the data accessed by an iteration is expected to fit within the cache

3. Find data locality:
   - reuse $\cap$ localized iteration space $\Rightarrow$ locality
**Types of Data Reuse/Locality**

for $i = 0$ to $2$

for $j = 0$ to $100$

$$A[i][j] = B[j][0] + B[j+1][0];$$

---

**Spatial**

**Temporal**

**Group**
Reuse Analysis: Representation

\[
\text{for } i = 0 \text{ to } 2
\]

\[
\text{for } j = 0 \text{ to } 100
\]

\[
A[i][j] = B[j][0] + B[j+1][0];
\]

- Map \( n \) loop indices into \( d \) array indices via array indexing function:

\[
\tilde{f}(\vec{i}) = H\vec{i} + \vec{c}
\]

\[
A[i][j] = A \left( \begin{bmatrix} 1 & 0 \\ 0 & 1 \end{bmatrix} \begin{bmatrix} i \\ j \end{bmatrix} + \begin{bmatrix} 0 \\ 0 \end{bmatrix} \right)
\]

\[
B[j][0] = B \left( \begin{bmatrix} 0 & 1 \\ 0 & 0 \end{bmatrix} \begin{bmatrix} i \\ j \end{bmatrix} + \begin{bmatrix} 0 \\ 0 \end{bmatrix} \right)
\]

\[
B[j+1][0] = B \left( \begin{bmatrix} 0 & 1 \\ 0 & 0 \end{bmatrix} \begin{bmatrix} i \\ j \end{bmatrix} + \begin{bmatrix} 1 \\ 0 \end{bmatrix} \right)
\]
Finding Temporal Reuse

• Temporal reuse occurs between iterations \( \vec{v}_1 \) and \( \vec{v}_2 \) whenever:

\[
H\vec{v}_1 + \vec{c} = H\vec{v}_2 + \vec{c}
\]

\[
H(\vec{v}_1 - \vec{v}_2) = \vec{0}
\]

• Rather than worrying about individual values \( \vec{v}_1 \) of \( \vec{v}_2 \) and, we say that reuse occurs along direction \( \vec{r} \) vector when:

\[
H(\vec{r}) = \vec{0}
\]

• Solution: compute the \textit{nullspace} of \( H \)
Temporal Reuse Example

\[
\begin{align*}
\text{for } i &= 0 \text{ to } 2 \\
\text{for } j &= 0 \text{ to } 100 \\
A[i][j] &= B[j][0] + B[j+1][0];
\end{align*}
\]

- Reuse between iterations \((i_1, j_1)\) and \((i_2, j_2)\) whenever:
  \[
  \begin{bmatrix}
  0 & 1 \\
  0 & 0 
  \end{bmatrix}
  \begin{bmatrix}
  i_1 \\
  j_1 
  \end{bmatrix}
  +
  \begin{bmatrix}
  1 \\
  0 
  \end{bmatrix}
  =
  \begin{bmatrix}
  0 & 1 \\
  0 & 0 
  \end{bmatrix}
  \begin{bmatrix}
  i_2 \\
  j_2 
  \end{bmatrix}
  +
  \begin{bmatrix}
  1 \\
  0 
  \end{bmatrix}
  \]
  \[
  \begin{bmatrix}
  0 & 1 \\
  0 & 0 
  \end{bmatrix}
  \begin{bmatrix}
  i_1 - i_2 \\
  j_1 - j_2 
  \end{bmatrix}
  =
  \begin{bmatrix}
  0 \\
  0 
  \end{bmatrix}
  \]

- True whenever \(j_1 = j_2\), and regardless of the difference between \(i_1\) and \(i_2\).
  - i.e. whenever the difference lies along the nullspace of
  \[
  \begin{bmatrix}
  0 & 1 \\
  0 & 0 
  \end{bmatrix}
  \]
  - which is \(\text{span}\{(1,0)\}\) (i.e. the outer loop).
More Complicated Example

for $i = 0$ to $N-1$
  for $j = 0$ to $N-1$
    $A[i+j][0] = i*j$;

$A[i+j][0] = A\left(\begin{bmatrix} 1 & 1 \\ 0 & 0 \end{bmatrix}\begin{bmatrix} i \\ j \end{bmatrix} + \begin{bmatrix} 0 \\ 0 \end{bmatrix}\right)$

- Nullspace of $\begin{bmatrix} 1 & 1 \\ 0 & 0 \end{bmatrix} = \text{span}\{(1,-1)\}$. 
Computing Spatial Reuse

• Replace last row of $H$ with zeros, creating $H_s$
• Find the nullspace of $H_s$

• Result: vector along which we access the same row
Computing Spatial Reuse: Example

for \( i = 0 \) to 2
  for \( j = 0 \) to 100
    \( A[i][j] = B[j][0] + B[j+1][0]; \)

\[
A[i][j] = A \left( \begin{bmatrix} 1 & 0 \\ 0 & 1 \end{bmatrix} \begin{bmatrix} i \\ j \end{bmatrix} + \begin{bmatrix} 0 \\ 0 \end{bmatrix} \right)
\]

\( H_s = \begin{bmatrix} 1 & 0 \\ 0 & 0 \end{bmatrix} \)

• Nullspace of \( H_s = \text{span}\{(0,1)\} \)
  – i.e. access same row of \( A[i][j] \) along inner loop

\[ \text{Hit} \]
\[ \text{Miss} \]
Computing Spatial Reuse: More Complicated Example

for $i = 0$ to $N-1$
  for $j = 0$ to $N-1$
    $A[i+j] = i \times j$;

$A[i+j] = A\left(\begin{bmatrix} 1 & 1 \end{bmatrix} \begin{bmatrix} i \\ j \end{bmatrix} + \begin{bmatrix} 0 \end{bmatrix}\right)$

- $H_s = \begin{bmatrix} 0 & 0 \end{bmatrix}$

- Nullspace of $H = \text{span}\{(1,-1)\}$

- Nullspace of $H_s = \text{span}\{(1,0),(0,1)\}$
Group Reuse

\[
\begin{align*}
&\text{for } i = 0 \text{ to } 2 \\
&\quad \text{for } j = 0 \text{ to } 100 \\
&\quad \quad A[i][j] = B[j][0] + B[j+1][0];
\end{align*}
\]

- Only consider “uniformly generated sets”
  - index expressions differ only by constant terms
- Check whether they actually do access the same cache line
- Only the “leading reference” suffers the bulk of the cache misses
Localized Iteration Space

- Given finite cache, **when does reuse result in locality?**

\[
\begin{align*}
\text{for } i &= 0 \text{ to } 2 \\
\text{for } j &= 0 \text{ to } 8 \\
A[i][j] &= B[j][0] + B[j+1][0];
\end{align*}
\]

Localized: both \(i\) and \(j\) loops (i.e. \text{span}\{(1,0),(0,1)\})

\[
\begin{align*}
\text{for } i &= 0 \text{ to } 2 \\
\text{for } j &= 0 \text{ to } 1000000 \\
A[i][j] &= B[j][0] + B[j+1][0];
\end{align*}
\]

Localized: \(j\) loop only (i.e. \text{span}\{(0,1)\})

- Localized if accesses less data than **effective cache size**
Computing Locality

- **Reuse Vector Space** \( \cap \) **Localized Vector Space** \( \Rightarrow \) **Locality** Vector Space

- **Example:**
  
  \[
  \text{for } i = 0 \text{ to } 2 \\
  \quad \text{for } j = 0 \text{ to } 100 \\
  \quad A[i][j] = B[j][0] + B[j+1][0];
  \]

- **If both loops are localized:**
  - \( \text{span}\{(1,0)\} \cap \text{span}\{(1,0),(0,1)\} \Rightarrow \text{span}\{(1,0)\} \)
  - i.e. temporal reuse *does* result in **temporal locality**

- **If only the innermost loop is localized:**
  - \( \text{span}\{(1,0)\} \cap \text{span}\{(0,1)\} \Rightarrow \text{span}\{\} \)
  - i.e. **no temporal locality**